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Abstract We calculated the connection probability ,
PC , between electrodes on the basis of the triangular
lattice percolation model for investigating the eect of
distance variation between electrodes and the electrode
width on fabricated capacitively coupled single-electron
transistors. single-electron devices were fabricated via
the dispersion of gold nanoparticles (NPs). The NPs
were dispersed via the repeated dropping of an NP solu-
tion onto a chip. The experimental results were tted to
the calculated results, and the tting parameters were
compared with the occupation probability , PO, which
was estimated for one drop of the NP solution. On the
basis of curves of the drain current vs. the drain-source
voltage (ID   VDS) measured at 77 K, the current was
suppressed at approximately 0 V.
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1 Introduction
Single-electron devices has been investigated by many
researchers [1] [2]. Single-electron devices have numer-
ous applications including single-electron turnstiles [3],
single-electron pumps and high accurate current sources
[4] [5] [6] [7] , current mirror [8], single-electron memory
[9], a Coulomb blockade thermometer [10], and highly
sensitive sensors [11] [12] , among others.
The single-electron transistor (SET) is a key single-
electron device [1] [13] . SETs have been fabricated us-
ing a combination of electron beam lithography and
shadow evaporation [8]. An SET comprises two small
tunnel junctions on both sides of an island electrode
and a gate electrode. Nanoparticles (NPs) are also used
as the island electrode in SETs [14]; however, a special
technique is required to fabricate the small nanometer-
scale gap. Meanwhile, the Coulomb blockade eect has
been observed for single-electron devices fabricated via
the repeated dispersion of gold NPs and the forming of
drain (D) and source (S) electrodes [15].
In this work, we fabricated drain, source, and gate
(G) electrodes and fabricated devices by repeatedly dis-
persing of gold NPs. To disperse the NPs, we dropped
a gold NP solution onto a chip on which electrodes had
been fabricated.; the we dried the chip. This process
of dropping the NP solution and drying was repeated.
This method is a simple way to fabricate an NP SET
(NP-SET).
2 Calculation of connection probability on the
basis of percolation theory
When NPs are dispersed, the connection probability
(PC) between the electrodes can be calculated on the
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Fig. 1 Schematic of dispersed particles and electrodes on
a triangular lattice percolation model. (a) All electrodes are
isolated. (b) The source (S) and drain (D) electrodes are con-
nected and the gate (G) electrode is isolated ("S-D (G)") .
(c) The S, D, and G electrodes are connected ("S-D-G").
basis of percolation theory. Fig. 1 shows a schematic of
dispersed particles and electrodes. A triangular lattice
was used for calculations. When the occupation prob-
ability, PO, is low , all electrodes are isolated (Fig. 1
(a), PO = 0:15). The area indicated by the arrow is
an enlarged view of the region outlined with a dashed
line. GLH and GLV are the horizontal and vertical grid
lengths, respectively. When PO increases, the S and D
electrodes are connected and the G electrode is isolated
(Fig. 1 (b), PO = 0:4); we refer to this state as "S-
D (G)". When PO further increased, not only the S
and D electrodes but also the G electrode are connected
(Fig. 1 (c), PO = 0:45); we refer to this state as "S-D-
G". In Fig. 1 (b) and (c), a group of particles that con-
nects the electrodes is denoted by a dashed line. The
"S-D (G)" conguration means that the G electrode
couples to the S and D electrodes capacitively. Because
the "S-D (G)" conguration is needed for fabricating a
capacitively coupled SET (C-SET), the "S-D (G)" con-
guration is very important for the dispersion of the
NPs to enable the fabrication of an NP-SET.
The width of each electrode and the length between
the electrodes are dened in Fig. 2. The area enclosed
by a dashed line is the area used in the calculation based
on the triangular lattice percolation model. This area is
200 grids  200 grids or larger. The width of the source
is xed at 62 grids. GapS D, LSD G, and WG are the
gap length between the source and the drain, the length
between the source and the gate, and the width of the
gate, respectively.
WG
GapS-D
LSD-G
62
Gate
Source Drain
Fig. 2 Dening the width of each electrode and the length
between the electrodes. The area enclosed by a dashed line
is that used in calculation based on the triangular lattice
percolation model.
The dependence of PC on PO for aGapS D of 6 grids
is shown in Fig. 3 (a). Open circles and lled rectan-
gles show the PC of S-D (G) and that of S-D-G. LSD G
and WG are 76 grids and 66 grids, respectively. With
increasing PO, the PC of S-D (G) increases gradually
from a PO of approximately 0.2 to approximately 1.0
at a PO of approximately 0.4. The notation S-D (G)
means that S and D are connected and that G is iso-
lated, whereas the notation S-D-G means that S, D,
and G are connected. Because the PC of S-D-G rapidly
increases from a PO of 0.45 to a PC of 1.0 at a PO of 0.5,
the PC of S-D (G) decreases rapidly from a PO of 0.45
and reaches zero at a PO of 0.5. This value of PO (0.5) is
consistent with the critical probability in the triangular
lattice percolation model [17]. With increasing PO, the
PC of S-D (G) increases gradually and then decreases
rapidly. PC;MAX and the full-width of half-maximum
(FWHM) are dened as the maximum value of the PC
of S-D (G) and the width of the PC of S-D (G) at half
of PC;MAX, respectively.
Fig. 3 (b) shows the dependence of the PC of S-
D (G) (PC(S D (G))) on PO for GapS D of 6, 10, 14,
and 20 grids. Open circles, triangles, rectangles, and
diamonds are data points for GapS D=6, 10, 14, and
20 grids, respectively. LSD G and WG in Fig. 3 (b) are
76 and 66 grids, respectively. With increasing PO, the
PC;(S D (G)) gradually increases from approximately 0.2,
0.25, 0.3, and 0.38 for GapS D of 6, 10, 14, and 20 grids.
For wider GapS D, a larger PO is needed before the
PC(S D (G)) begins to increase . All of the PC(S D (G))
decrease rapidly from a PO of 0.45 and reach zero at a
PO of 0.5. PC;MAX and FWHM decrease with increas-
ing GapS D. The conditions for fabricating a C-SET
are preferably adjusted via the dispersion of the NPs
such that the maximum value of PC(S D (G)) is high
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Fig. 3 The dependence of PC on PO. LSD G and WG are
76 grids and 66 grids, respectively. (a) PC of S-D (G) (open
circle) and that of S-D-G (lled rectangle) for GapS D of 6
grids. (b) PC of S-D (G) for GapS D of 6 (circle), 10 (trian-
gle), 14 (rectangle), and 20 grids (diamond).
and the FWHM is wide. Thus, we calculated PC;MAX
and FWHM for various conditions.
Fig. 4 (a), (b), and (c) show the dependence of
the PC;MAX and the FWHM on the GapS D, LSD G,
and WG, respectively, where lled symbols indicate the
PC;MAX and open symbols indicate the FWHM. In Fig.
4 (a), LSD G and WG are 76 and 66 grids, respectively.
With increasing GapS D, the PC;MAX decreases grad-
ually, but the FWHM decreases rapidly. Thus, a small
gap is better for fabricating a C-SET. In Fig. 4 (b),
GapS D and WG are 6 and 66 grids, respectively. With
increasing LSD G, the PC;MAX increases rapidly from 6
to 30 grids of LSD G and reaches approximately 1.0 at
40 grids of LSD G. The FWHM increases and becomes
almost constant when LSD G exceeds 40 grids. With
respect to the fabrication of SETs, the LSD G is an im-
portant parameter for the gate capacitance, CG. A long
LSD G makes CG small and the gate voltage large, re-
sulting in Coulomb oscillation, which is direct evidence
of a C-SET. The results in Fig. 4 (b) indicate that 40
grids of LSD G is sucient. In Fig. 4 (c), the PC;MAX
dependence on WG is plotted for LSD Gs of 6, 16, and
26 grids; theGapS D is 6 grids. With increasing LSD G,
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Fig. 4 The dependence of the PC;MAX and the FWHM on
(a) theGapS D, (b) on the LSD G, and (c) on theWG. Filled
symbols indicate the PC;MAX and open symbols indicate the
FWHM. The LSD G and the WG are 76 and 66 grids in (a),
and the GapS D and theWG are 6 and 66 grids, respectively
in (b). The GapS D is 6 grids in (c).
PC;MAX decreases, starting from approximately 0.6 for
an LSD G of 6, from approximately 1.0 for an LSD G of
16, and that decreases more slightly from about 1.0 for
LSD G of 26. Thus, WG is not an eective parameter
except in cases where the LSD G is small.
3 Experimental details
3.1 Fabrication and measurement methods
Four chips (chips A, B, C, and D) were used in the
experiments. These chips were covered with an SiO2
layer. The D, S, and G electrodes were fabricated us-
ing e-beam lithography (EBL) and shadow evaporation
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Fig. 5 An optical micrograph of fabricated electrodes.
[16]. A double layer resist was used for EBL. The bot-
tom layer was 800-nm-thick 11% copolymer, and the
top layer was 60-nm-thick 2% PMMA. The accelerat-
ing voltage and the beam current were 30 kV and 120
pA, respectively. The area for EBL was square of 200
m  200 m. After the photo-resist was developing
in an isopropanol aqueous solution, resist bridges were
formed.
Using shadow evaporation, 20-nm-thick gold lm
was evaporated from an angle of +14, and 45-nm-thick
gold lm was evaporated from an angle of -14. After
the photo-resist was lifted o in acetone, 12 gaps be-
tween the S and D electrodes were fabricated in an
area of 200 m  200 m. The LSD G was designed
to be 1000 nm, whereas the widths of the S and G elec-
trodes were both designed to be 800 nm. GapS D was
an important parameter in these experiments. The gaps
between S and D were fabricated using shadow evap-
oration, and the resist bridges formed by EBL served
used as shadow masks during the evaporation. TheWG
was dierent for each GapS D. The GapS D, and WG
values are summarized in Table. 1.
Table 1 Table of the GapS D, WG, and the number of gaps
for each chip, N.
Chip GapS D /nm WG /nm N
A, B, C 300 1100 3
200 1000 3
140 940 3
100 900 3
D 140 940 12
An optical micrograph of fabricated electrodes is
shown in Fig. 5.
One micro-liter of citric acid gold colloidal solution
was dropped onto the chips. The colloidal solution con-
tained 70 ppm of NPs with a diameter of 15 nm. After
the dropping procedure, each chip was dried approx-
imately 20 min. The resistance between the S and D
electrodes was then measured. A schematic of the re-
sistance measurement circuit is shown in Fig. 6. The
Circuit
tester
1 M
1 M 1 M
Source Drain
Fig. 6 A schematic of the resistance measuring circuit be-
tween the source and the drain. The resistance was measured
at room temperature.
resistance was measured at room temperature. Three
resisters with a nominal resistance of 1 M
 and a cir-
cuit tester were used for measuring the resistance . The
three resisters were serially connected to the circuit
tester, and probes were connected to either side of the
middle resistor among the three serially connected re-
sistors. When the probes were connected directly (short
circuit), the resistance reading indicated by the circuit
tester was 1.98 M
. When the probes were placed apart
(open circuit), the circuit tester indicated a resistance
of 2.97 M
. When these two probes were connected
to the S and D electrodes, the maximum value of the
measurable resistance was approximately 97 M
. When
the resistance between the S and D electrodes was less
than 97 M
, we assumed that the gap between the S
and D electrodes was bridged by gold NPs. The data
for ID   VDS, where ID and VDS are the drain current
and voltage between the drain and the source, respec-
tively, were collected using a semiconductor parame-
ter analyzer. The two-probe technique was used for the
measurements.
3.2 Estimation of the occupation probability per drop
To compare the measured resistance results with the
values calculated on the basis of percolation theory, the
occupation probability of gold NPs per drop of the gold
NP solution was estimated. To estimate the occupation
probability, we regarded a droplet dropped onto the
chip as a half-sphere. A schematic of a droplet is shown
in Fig. 7.
The radius of the half sphere for a droplet of 1 L
is 0.8 mm. Each chip contains 12 gaps, and these gaps
exist in a 200 m  200 m square area in the cen-
ter of the chip, whose dimensions are 7 mm  7 mm.
When a droplet is dropped onto the center of a chip,
the center of the droplet is the the 200 m  200 m
square area that contains all the gaps on the chip. This
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Fig. 7 A schematic of a droplet to estimate an occupation
probability of the dispersed NPs. A droplet dropped onto the
chip was regarded as a half-sphere. Radius of the half-sphere
for a droplet of 1 L is 0.8 mm. A bottom area of a square
pillar enclosed by a dashed line is 200 m  200 m and
includes the all gaps on a chip.
square area is shown in Fig. 7 as the bottom layer of
a square pillar enclosed by a dashed line. We assumed
that NPs included in the square pillar moved down to
this area during drying. The specic gravity of the cit-
ric acid gold colloidal solution (pH 6.4) was regarded
as 1. The colloidal solution contained 70 ppm NPs with
a diameter of 15 nm. This square pillar's bottom area
was 200 m  200 m and its height is 0.8 mm. The
weight of gold included in the square pillar was 210 9
g, and the number of gold NPs with a of diameter of
15 nm in was 6  107. For gold NPs of 15 nm in di-
ameter, GLH and GLV (Fig. 1) are 15 nm and 13 nm,
respectively. The number of NPs needed to occupy the
whole area of 200 m  200 m on a triangular lat-
tice is 2108. Thus, the occupation probability for one
drop is 0.3. Experimental connection probability values,
PC;E, were calculated using the equation for each drop
on each chip, PC;E = NC=12, where NC is the number
of gaps connected by NPs, and 12 is the total number
of gaps on each chip.
In the experiments, after the NP solution was dropped
onto the chips, the resistance between the S and D elec-
trodes was measured, whereas that between the S and
G electrodes was not measured. For comparison of the
resistance measurement results, we calculated PC(S D)
using the following equation,
PC(S D) = PC(S D (G)) + PC(S D G) (1)
where PC(S D (G)) and PC(S D G) are the PC of S  
D (G) and that of S  D  G, respectively.
The designed values of 1000 nm for LSD G and 800
nm for WS correspond to 76 and 62 grids, respectively,
for a GLV of 13 nm. The WG of 66 grids used in the
calculation corresponds to 990 nm for a GLH of 15 nm.
The designed gap distances of 100, 140, 200, and 300 nm
on chips A, B, C, and D correspond to 6, 10, 14, and 20
grids, respectively. Because 100, 140, 200, and 300 nm
gaps correspond to one-fourth the total number of gaps
on Chip A, B, and C, PC;TOTAL of S-D, PC(S D))TOTAL
was calculated using the following equation,
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Fig. 8 PC(S D)-PO curves. (a) For chip A, B, and C. (b)
For chip D. PC(S D)TOTAL curve calculated by using Eq. 2.
By plotting PC;E on the curve, PO;E is determined for each
PC;E.
PC(S D)TOTAL(PO) = (PC(S D)6(PO)
+PC(S D)10(PO) + PC(S D)14(PO)
+PC(S D)20(PO)) 0:25 (2)
where PC(S D)N(PO) is PC(S D)) for GapS D of N
grids at PO.
If we assume that the NPs are xed on the chip af-
ter the Mth drop and that NPs occupy vacancies with
a probability of PO;INCR at the (M + 1)-th drop, the
occupation probability can be calculated using the fol-
lowing equations:
PO(M + 1) = PO(M) + (1  PO(M)) PO;INCR (3)
PO;INIT = PO(1) (4)
where PO(M +1) and PO(M) are the occupation prob-
abilities at the (M + 1)-th drop and at the Mth drop,
respectively.
4 Results and Discussion
The PC(S D)TOTAL curve calculated using Eq. 2 is shown
in Fig. 8.
By plotting PC;E on the curve, we determined the
occupation probability based on the results of the re-
sistance measurements, PO;E for each PC;E.
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Table 2 Determined PO;E for each PC;E at the Mth drop.
"*" indicates that the dropping of the NP solution was com-
pleted, and "-" indicates that the resistance was not mea-
sured. PO;E was not determined for a PC;E of 0 ( shown as
"***").
M
Chip P 1 2 3 4 5 6 7
A PC;E 0.33 0.58 0.58 0.92 * * *
PO;E 0.36 0.41 0.41 0.47 * * *
B PC;E - 0 - 0.17 - 0.58 0.75
PO;E - *** - 0.31 - 0.41 0.44
C PC;E 0.50 0.42 0.50 0.17 0.58 * *
PO;E 0.40 0.38 0.40 0.31 0.41 * *
D PC;E 0.08 0.08 0.08 0.08 0.08 0.42 0.42
PO;E 0.30 0.30 0.30 0.30 0.30 0.37 0.37
The PC;E and the PO;E at the Mth drop on chips
A, B, C, and D are summarized in Table 2
, where "*" indicates that the dropping of the NP
solution was completed, and "-" indicates that the resis-
tance was not measured. PO;E was not determined for a
PC;E of 0 ( shown as "***") because PO does not have
a unique value for a PC;E of 0 on the PC(S D)TOTAL
curve shown in Fig. 8.
For tting, a combination of PO;INIT and PO;INCR
was found to minimize the sum of (PO(M) PO;E(M))2,
where PO(M) is dened in Eq. 3 and Eq. 4 and PO;E(M)
is PO;E at the Mth drop.
The tting results for chip A, B, and D are shown
in Fig. 9 and the tting parameters are summarized
in Table 3. In the case of chip C, we could not t the
results because the PC decreased at the fourth drop.
We cannot explain this decrease of PC on the basis of
our two-dimensional percolation model. This decrease
may be caused by the breaking of a connection between
NPs, when the NP solution was added and some of the
NPs changed their position.
Table 3 Table of tting parameter.
Chip name PO;INIT PO;INCR
Chip A 0.36 0.055
Chip B 0.14 0.070
Chip D 0.29 0.015
The PO for one drop was determined to be 0.3. PO
for the rst drop, PO;INIT for the chips A, B, and D are
0.36, 0.14, and 0.29 respectively. These values are of the
order as the occupation probability for a single drop:
0.3. However the PO;INCR values are 0.055, 0.070, and
0.015 for chips A, B, and D, respectively. These values
are considerably smaller than 0.3, which may be caused
by residual citric acid in vacancies preventing additional
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(a)
(b)
Fig. 9 Fitting results. Experimental results were tted by
using Eq. 3 and Eq. 4. Fitting parameters are listed in Table 3.
(a) Results for chip A and B. PC(S D)TOTAL was calculated
by using Eq. 2. (b) Results for chip D.
NPs from moving into the vacancies. A portion of the
NPs may be covered with residual citric acid, which can
function as a tunneling barrier.
For chips A and chip B, we collected I V curves at
77 K for 10 samples. The curves were strongly nonlin-
ear: G(0V)=G(20V) < 0:02, where G(0V) and G(20V)
are the conductance at 0 V and at 20 V, respectively,
in the case of the two samples. . However, we could not
nd specic evidence that these two samples worked as
single-electron devices.
Fig. 10 shows ID   VDS curves collected at 77 K
and at a gate voltage, VG, of 0 V for chip D. Fig. 10 (a)
includes two ID VDS curves. These two curves were ob-
tained by consecutive measurements. These two curves
do not overlap in the voltage region beyond approxi-
mately 0.8 V. Enlarged views of the regions around 0 V
and 0.8 V in Fig. 10 (a) are shown in sub-gures (b) and
(c), respectively. There is a current suppressed region
at approximately 0 V in Fig. 10 (a). In Fig. 10 (b), the
rst and second ID values overlap; however in Fig. 10
(c) those ID values do not overlap in the region beyond
approximately 0.8 V. This mismatch may be caused by
charging or by a positional shift of the NPs. Because
of these current-suppression eects and the mismatch,
we speculate that this sample functioned as a single-
electron device. I   V curves collected under various
applied gate voltages may be discussed in elsewhere.
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Fig. 10 ID   VDS curves collected at 77 K and at a gate
voltage, VG, of 0 V for chip D. These curves were obtained
by consecutive measurements. The rst and second ID are
plotted as lled circle and open square, respectivly. (a) Whole
view. (b) Enlarged view of the regions around 0 V enclosed
by a dot-and-dash line in (a). (c) Enlarged view of the regions
around 0.8 V enclosed by a dashed line in (a).
5 Conclusion
We have calculated the connection probability PC be-
tween the S and D electrodes on the basis of the tri-
angular lattice percolation model to investigate eects
of varying the length between electrodes and the width
of electrode for fabricating capacitively coupled single-
electron transistors. Varying the gap length between
the S and D electrodes and also that between the S and
G electrodes was eective. Single-electron devices were
fabricated via the dispersion of gold NPs. We dispersed
the gold NPs by repeatedly dropping a gold NP solu-
tion onto a chip, followed by drying the chip. We mea-
sured the resistance between the S and D electrodes.
To compare the calculated calculated results with the
experimental results, we dened PC;E on the basis of re-
sistance measurements and subsequently tted the re-
sults to the calculated PC;E values. The PO per drop
was estimated to be 0.3 and was the same order for the
rst drop; however, the PO was small after second drop.
On the basis of ID   VDS curves collected at 77 K, the
current was suppressed at approximately 0 V.
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